Archive5 月 2022

FPGA High-level Synthesis

Advisors: Tom Kazmierski, Michail Pligouroudis This project implemented the synthesis of FFT butterfly operations on an Altera FPGA development board. In this project, Modelsim software was successfully used for simulation and waveform graph analysis, and Quartus software was successfully used for system synthesis. This design was tested on an FPGA development board and the expected results were...

Digital System Design FAQ

数字系统设计常见问题解答 Explain the single stuck fault model. What are the limitations of this model? SSFM assumes that a defect causes a node to be stuck at 1 or stuck at 0 and that only one node is affected (i.e. that faults don’t mask). 💡 解释一下单一卡住的故障模型。这个模型的局限性是什么? SSFM假定一个缺陷导致一个节点卡在1或卡在0,并且只有一个节点受到影响(即故障不会掩盖)。 Explain the difference between “one-hot” state assignment and binary state assignment. Why is...

Haosen Yu

Get in touch

School of Electronics and Computer Science
University of Southampton
Southampton
SO17 1BJ
United Kingdom

Visitor Map


This page was last updated in 2024.
HTML validated with no errors.
Image Hosting: Aliyun OSS.
Please report concerns to the webmaster.

error: Content is protected !!